(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 21 October 2004 (21.10.2004)

PCT

(10) International Publication Number WO 2004/090984 A1

(51) International Patent Classification7: G11C 13/00, H01L 45/00

H01L 27/10.

(21) International Application Number:

PCT/JP2003/004275

(22) International Filing Date:

3 April 2003 (03.04.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): KABUSHIKI KAISHA TOSHIBA [JP/JP]; 1-1, Shibaura 1-chome, Minato-ku, Tokyo 105-8001 (JP).

(72) Inventor; and

(75) Inventor/Applicant (for US only): TODA, Haruki [JP/JP]; 105,111-1, Nishitakenomaru, Naka-ku, Yokohama-shi, Kanagawa 231-0852 (JP).

(74) Agent: ITAMI, Masaru; 301, Daini-Seikoh Bldg., 2-11, Kudan-kita 4-chome, Chiyoda-ku, Tokyo 102-0073 (JP).


(81) Designated States (national): CN, JP, KR, US.

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE CHANGE MEMORY DEVICE



(57) Abstract: A phase change memory device has a semiconductor substrate; a plurality of cell arrays stacked above the semiconductor substrate, each cell array having memory cells arranged in a matrix manner for storing resistance values as data that are determined by phase change of the memory cells, bit lines each commonly connecting one ends of plural memory cells arranged along a first direction of the matrix and word lines each commonly connecting the other ends of plural memory cells arranged along a second direction of the matrix; a read/write circuit formed on the semiconductor substrate as underlying the cell arrays for reading and writing data of the cell arrays; first and second vertical wirings disposed outside of first and second boundaries that define a cell layout region of the cell arrays in the first direction to connect the bit lines of the respective cell arrays to the read/write circuit; and third vertical wirings disposed outside of one of third and fourth boundaries that define the cell layout region in the second direction to connect the word lines of the respective cell arrays to the read/write circuit.